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Abstract 
Many automatic control applications such as wide scale power grid management and local 
power conditioning rely on the fast and accurate detection of the voltage signal phase and 
amplitude. These information are almost all the time given by the Phase –locked Loop (PLL) 
systems and can be single-phase or three-phase and have many different structures. Many 
single-phase PLLs core structure are based on the regulation to zero of the voltage direct 
component in the rotating d-q frame obtained through the Park-transform. Their accuracy and 
dynamic rely on how quick and accurate the second voltage’s component in the static α-β 
frame is estimated. This paper presents a new single-phase PLL structure, also based on the 
same core structure as described before, but implementing a novel voltage β-component 
generation. A brief review of some single-phase PLLs is made, then the proposed novel PLL 
structure is detailed and its performance is compared with that of the other PLL’s taking into 
consideration the following signal disturbances: amplitude variations, phase step variation 
and frequency fluctuations as well as harmonic distortion. 
 




The accuracy and the dynamic of single-phase park-transform based PLLs rely on how 
quickly and fine the construction or estimation of the second voltage’s component is in the 
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static α-β frame. Once this second component is created, the following calculations are 
exactly the same as that in the 3-phase synchronous reference frame PLL (dqPLL) depicted 
on Figure 1 (Rubens Marcos dos Santos Filho, Paulo F. Seixas, & Porfírio C. Cortizo): the α- 
and β-voltage components are transformed into the d-q rotating frame and the direct 
component is regulated through a PI controller to zero. Meanwhile, the quadrature component 
will converge to the signal amplitude and the controller output value will then correspond to 
the input signal angular velocity. Besides of being known to be the most robust and stable 
wave signal phase tracker, the dqPLL delivers not only the signal phase but also the signal 
amplitude. This last property can be quite interesting when comparing different PLL 
algorithms. Choosing one that has more deliveries than the phase of the signal is 
recommended if the monitoring or control requires other values such as the signal amplitude. 
 
 
2. Single-phase PLLs 
2.1 Single-phase Delay PLL - dPLL 
The Figure 2 shows the block diagram of the single phase dPLL. This one represents the least 
computational resources consuming PLL algorithm where a sample delay is used to build the 
Uβ component (Silva, S.M., Lopes, B.M., Filho, B.J.C., Campana, R.P., & Bosventura, W., 
2004). The sample delay corresponds to one fourth of the input signal rated period. 
 
 
2.2 Single-phase Inverse Park PLL - ipPLL 
In the case of the inverse Park PLL (ipPLL) shown on Figure 3 (Silva, S.M., Lopes, B.M., 
Filho, B.J.C., Campana, R.P., & Bosventura, W., 2004) (Atul Gupta, Anurag Porippireddi, 
Venu Uppuluri Srinivasa, Akash Sharma, & Mangesh Kadam, 2012), the voltage quadrature 
α-component is built as the feedback from the inverse Park transformation whose inputs are 
the synchronous voltages Ud and Uq that are filtered through first order filters (Rubens 
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Marcos dos Santos Filho, Paulo F. Seixas, & Porfírio C. Cortizo) (Sidelmo Magalhães Silva, 
Lícia Neto Arruda, & Braz J. Cardoso Filho, 2001). 
 
 
2.3 Single-phase PLL Based on Generalized Integrator - giPLL 
The Figure 4 depicts the voltage beta component generation using the second order 
generalized Integrator (Atul Gupta, Anurag Porippireddi, Venu Uppuluri Srinivasa, Akash 
Sharma, & Mangesh Kadam, 2012) (Mihai Ciobotaru, Remus Teodorescu, & Frede Blaabjerg, 
2006) (Dr.-Ing. B. Burger & Dipl.-Ing. A. Engler, 2001) (Alfred Engler, 2001). Two signals 
are generated where the first might have the same amplitude and phase as the input signal and 
the second signal is equal to the first but with a phase shift of 90°. These are then used as 
input signals for the Park-transformation and the angular velocity controller block. 
 
 
3. Single-phase PLL Based on the Estimated Signal Magnitude - mePLL 
This proposed PLL, like the previously described ones, tries to quickly estimate the second 
voltage component in the static α-β frame. On the depicted diagram in Figure 5 , the 
β-component is calculated by determining the input signal magnitude U that is then multiply 




In a balanced and harmonic free state, the input signal magnitude is determined by squaring 
the input signal ܷఈ  
 
 
U as the voltage magnitude,߱ the angular velocity, ߮ the phase angle offset andߠ the final 
phase angle. A low pass filter LPF extracts the offset value 
ଵଶܷଶ and the signal magnitude is 
deduced by computing the square root of the double of the LPF output value. The speed and 
the accuracy of the magnitude calculation depends only on the LPF’s cut-off frequency and 
order. 
 
Following the calculation of the voltage direct component Ud in the rotating frame through 
the Park transform (Rubens Marcos dos Santos Filho, Paulo F. Seixas, & Porfírio C. Cortizo), 
 
 
Where Uα and Uβ components are calculated using the Clark transform. For this proposed 
PLL, Uβ is replaced by the calculated amplitude times the sinus of the estimated signal phase. 
 
 ܹ݅ݐ݄οߠ ൌ ߠ െ ߠ෠, 
 
 
For small phase differenceοߠ, ܷௗ can be written as 
 
 
The voltage direct component ܷௗ is an offset oscillatory value whose frequency is very 
279 
close to the double of the input frequency and whose amplitude is proportional to the half of 
the input signal amplitude time the difference between the real and estimated phases. This 
remains quite small especially since the difference between the real and the estimated phases 
is small. Regulating this direct component to zero is totally possible since the amplitude of 
the oscillation will simultaneously decrease with the convergence of the regulated offset 
value (
ଵଶܷοߠ) to zero. 
 
4. Simulation Results and Performance Comparison 
4.1 PLLs Configuration 
A 3-phase signal is generated with a frequency of 50Hz, an amplitude of 100 and no phase 
shift. 0.3 second later, a magnitude step variation of +20% occurs, followed by a phase step 
variation of +15° at the time 0.4 second. At last comes a relative frequency deviation of +2% 
at the time 0.7 second. All the above described PLLs have been implemented at a sampling 
rate of 20 kHz and the delivered values are compared. As reference value for the angular 
velocity and signal phase will be taken the signal generator frequency times 2π and its 
integrated value respectively. The dqPLL is simplified for balanced system and is calculating 
based on 2 voltage signals, while the others need only one input signal. They are all set for a 
50Hz signal (feedforward frequency) and all the controllers have the same gains ୮ ൌͳܸିଵିଵ  and ୧ ൌ ʹͷܸିଵିଶ ; except the mePLL, where they are doubled: ୮ ൌ ʹܸିଵିଵ  and ୧ ൌ ͷͲܸିଵିଶ . The sample delay by the dPLL is 100 
(1/4*20kHz/50Hz). The LPFs of the ipPPL have cut-off frequencies set at 50Hz. The second 
order generalized integrator of the giPLL have ୮ ൌ Ͷ and୧ ൌ ʹ כ  כ ͷͲିଶ. And finally 
the proposed mePLL has its 6
th
-order IIR LPF with a cut-off frequency set at 30Hz. 
 
4.2 Amplitude and Phase Step Variation 
The Figure 6 and Figure 7 show, to the exception of the giPLL, good responses to the input 
signal variations. The giPLL already has a static error even at the nominal frequency. The 
mePLL presents a transient oscillatory period when the signal amplitude changes but quickly 
decays to zero. This is due to the response time of the filter used to determine the signal 
magnitude. The most robust PLL (but not single-phase), the dqPLL, don’t show any 
disturbance caused by the amplitude variation. After a phase step variation, they all have the 
same response time, very close to that of the dqPLL, to correct the error excluding the giPLL 




4.3 Frequency Variation 
In the case of a frequency variation (Figure 8), not only the giPLL but also the dPLL shows 
some weakness. Both have a steady phase error and that of the giPLL is still greater than its 
steady error before the frequency change. The proposed mePLL has a very good behavior 
toward this variation despite de transitory oscillations. The oscillations are very low in 




5. Improved mePLL 
The equation (5) shows that the oscillatory part in the calculated Ud value has a frequency 
close to the double of the signal input frequency. A band-stop filter is then used to eliminate 
the oscillations without hindering the system dynamic Figure 9).The Figure 10, Figure 11 and 
Figure 12 show the expected improvement brought by the band-stop filters. The transitory 
oscillations have been eliminated and the overall calculation system remained almost 




Figure 13 shows the impact of harmonics on the phase detection accuracy. In presence of the 
5
th
 harmonic (250Hz) with a relative amplitude of 40% to the fundamental, the PLL remains 
stable with the same dynamic but the calculated output phase position oscillates around the 





This work presents a new single-phase PLL structure based on the estimation of the input 
signal amplitude through filtering the squared of the input signal value. Comparisons made 
with other single-phase PLLs show its stability and reliability.  
